

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/648,883	08/27/2003	Satoru Yamada	16995 4882		
23389	7590 10/06/2004	EXAMINER			
	COTT MURPHY & PR. I CITY PLAZA	QUINTO, KEVIN V			
GARDEN CITY, NY 11530			ART UNIT	PAPER NUMBER	
	•		2826		
			DATE MAILED: 10/06/2004		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application	n No.	Applicant(s)				
Office Action Summary		10/648,88	3	YAMADA ET AL.				
		Examiner		Art Unit				
		Kevin Qui	nto	2826				
	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
THE N - Exten after: - If the - If NO - Failur Any re	ORTENED STATUTORY PERIOD FOR REMAILING DATE OF THIS COMMUNICATION IS SIZE OF THIS COMMUNICATION	ON. FR 1.136(a). In no eve in. a reply within the statu eriod will apply and will statute, cause the appli	nt, however, may a reply be tim tory minimum of thirty (30) days expire SIX (6) MONTHS from cation to become ABANDONEI	ely filed will be considered timely. the mailing date of this communication (35 U.S.C. § 133).	on.			
Status								
1)🖂	Responsive to communication(s) filed on 2	23 April 2004.						
2a)□	This action is FINAL . 2b)⊠	This action is no	on-final.					
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Dispositi	on of Claims							
 4) Claim(s) 1-8 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) Claim(s) is/are allowed. 6) Claim(s) 1-5 and 8 is/are rejected. 7) Claim(s) 6 and 7 is/are objected to. 8) Claim(s) are subject to restriction and/or election requirement. 								
Application	on Papers							
9) 🖂 🗆	The specification is objected to by the Exar	miner.						
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.								
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority u	nder 35 U.S.C. § 119			,				
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.								
Attachment((s)							
	of References Cited (PTO-892)		4) Interview Summary					
3) 🔲 Inform	of Draftsperson's Patent Drawing Review (PTO-948) ation Disclosure Statement(s) (PTO-1449 or PTO/SB No(s)/Mail Date	3/08)	Paper No(s)/Mail Da 5) Notice of Informal Pa 6) Other:	te atent Application (PTO-152)				

DETAILED ACTION

Specification

1. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-5 and 8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Schwalke (USPN 5,932,919) in view of Takashima et al. (USPN 5,953,246) and further in view of Yamazaki (USPN 6,573,575 B1) and further in view of Noble et al. (USPN 6,573,169 B2).
- 4. In reference to claims 1-4 and 8, Schwalke (USPN 5,932,919) discloses a similar device and its process of fabrication. Figure 1H of Schwalke discloses a low threshold voltage CMOS transistor pair for use in a DRAM device. The transistor on the left is an n-channel transistor with an n-type gate (26). The transistor on the right is a p-channel transistor with a gate (30) with both n-type and p-type doping. This gate (30) is mostly n-type (column 3, lines 1-6) with a higher than average concentration achieved by ion implantation (column 2, lines 54-56). Since p-type materials have Fermi levels near the

`

Art Unit: 2826

valence band and n-type materials have Fermi levels near the conduction band, it is understood that the gate (30) for the p-channel transistor has a Fermi level lower than that of the gate (26) for the n-channel transistor by virtue of the combination of the ntype and p-type impurities within its gate (30) when compared to the strictly n-type gate (26) of the n-channel transistor. Schwalke does not disclose a third transistor with a ptype polysilicon gate having a low Fermi level. However the use of such transistors in a DRAM is well known in the art. Takashima et al. (USPN 5,953,246, hereinafter referred to as the "Takashima" reference) discloses an n-channel transistor with a p-type gate. Takashima discloses that such a gate allows the transistor to have a high threshold voltage (column 14, lines 17-21). Furthermore, Yamazaki (USPN 6,573,575 B1) discloses that it is well known in the art that memory transistors have a higher threshold voltage than that of the peripheral circuitry in order to reduce subthreshold leakage current within the memory transistors and to realize high speed operation via a lower on resistance within the peripheral circuitry. In view of Yamazaki and Takashima, it would therefore be obvious to use an n-channel transistor with a p-type gate. Takashima does not disclose the use of a polysilicon gate material for the p-type gate but the use of polysilicon as a gate material is well known in the art. Noble et al. (USPN 6,573,169 B2, hereinafter referred to as the "Noble" reference) discloses that the use of a polysilicon gate in a transistor leads to a more reliable device with superior drains and sources (column 1, lines 50-54). In view of Noble, it would therefore be obvious to use polysilicon as the gate material in order to attain the benefit of a more reliable transistor.

Application/Control Number: 10/648,883 Page 4

Art Unit: 2826

5. With regard to claim 5, Schwalke discloses a method of fabrication which meets these limitations regarding the masks (column 2, lines 52-67 and column 3, 25-33).

Allowable Subject Matter

- 6. Claims 6 and 7 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 7. The following is a statement of reasons for the indication of allowable subject matter: the examiner is unaware of any prior art which suggests or renders obvious a method of fabricating a semiconductor device having a first p-type polysilicon gate at a first Fermi level, a first n-type polysilicon gate at a higher Fermi level than the first p-type polysilicon gate, and a second n-type polysilicon gate with both n-type and p-type doping which has a Fermi level that is between the first p-type polysilicon gate and the first n-type polysilicon gate where the dopants (both n-type and p-type) of the second n-type polysilicon gate are simultaneously activated.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kevin Quinto whose telephone number is (571) 272-1920. The examiner can normally be reached on M-F 8AM-5PM.

Application/Control Number: 10/648,883 Page 5

Art Unit: 2826

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan Flynn can be reached on (571) 272-1915. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

KVQ

NATHAN J. FLYNN SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800